to said computer system for controlling operation of the array,
means for linking any defective ones of said plurality
of sectors to others of said sectors, and

means for accessing linked others of said sectors in place of said defective sectors.--

- --64. The memory system card of claim 63 wherein said linking means is stored in the array.--
- --65. The memory system card of claim 63 wherein said accessing means is within the controller.--
- --66. The memory system card of claim 63 wherein said accessing means is within a processor of the computer system.--
- --67. The memory system card of claim-63 wherein said memory card is characterized by being compatible with a magnetic disk drive storage system and capable of substituting therefor in said computer system.--
- --68. The memory system card of claim 63 wherein said sector linking means includes a list of defect pointers which map defective sectors into one of the others of said sectors.--
- --69. The memory system card of claim 68 which additionally comprises means responsive to a number of defective cells within a particular sector exceeding a certain number for adding a defect pointer to said list for mapping said particular sector into another sector.--
- --70. A method of operating a computer system including a processor and a memory system, wherein the memory system includes an array of non-volatile floating gate memory cells partitioned into a plurality of sectors that individually include a distinct group of said array of memory cells that are erasable together as a unit, and a controller connectable to said processor for controlling operation of the array, comprising:

identifying when a sector becomes defective, storing an address of the defective sector in a sector defect map,

linking with the defective sector address in the defect map an address of another sector that is not defective, and

2

Serial No.: 08/174,768